

# Synchronizing Asynchronous IOCO

Neda Noroozi<sup>1,2</sup>, Ramtin Khosravi<sup>3</sup>,  
MohammadReza Mousavi<sup>1</sup>, and Tim Willemse<sup>1</sup>

<sup>1</sup> Eindhoven University of Technology, Eindhoven, The Netherlands

<sup>2</sup> Fanap Corporation (IT Subsidiary of Pasargad Bank), Tehran, Iran

<sup>3</sup> University of Tehran, Tehran, Iran

**Abstract.** We present three theorems and their proofs which enable using synchronous testing techniques such input output conformance testing (IOCO) in order to test implementations only accessible through asynchronous communication channels. These theorems define when the synchronous test-cases are sufficient for checking all aspects of conformance that are observable by asynchronous interaction with the system under test.

## 1 Introduction

Due to the ubiquitous presence of distributed systems (ranging from distributed embedded systems to the Internet), it becomes increasingly important to establish rigorous model-based testing techniques with an asynchronous model of communication with the implementation under test (IUT). This fact has been noted by the pioneering pieces work in the area of formal conformance testing, e.g., see [6, Chapter 5], [9] and [10], and has been addressed extensively by several researchers in this field ever since [2–5, 11, 12].

A widely accepted model of asynchronous testing assumes a FIFO channel (or a number of them) as the asynchronous communication medium with the implementation under test and generates test-cases using the algorithm given for input-output conformance testing (IOCO) [7, 8], or a variant thereof. It is well-known that not all specifications are amenable to asynchronous testing since they may feature phenomena (e.g., an internal choice between accepting input and generating output) that cannot be reliably observed in the asynchronous setting (e.g., due to unknown delays in the asynchronous setting). In other words, in order to make sure that test-cases generated from the original specification can test the IUT by asynchronous interactions and reach verdicts that are meaningful for the original system, either the style of specification, or the test-case generation (or both) has to be adopted.

*Related work* In [11, Chapter 8] and [12], for example, both the class of specifications has been restricted (to the so-called *internal choice* specifications) and further the test-case generation algorithm is adapted to generate a restricted set of test-cases. Then, it is argued (with a proof sketch) that in this setting, the verdict obtained through asynchronous interaction with the system coincides

with the verdict (using the same set of restricted test-cases) in the synchronous setting. We give a full proof of this result in Section ?? and report a slight adjustment to this result, without which a counter-example is shown to violate the property.

In [5] a method is presented for generating test-cases from the synchronous specification that are sound for the asynchronous implementation. The main idea is to take an IOCO test-case and delay observing output actions before the next observable quiescent and this will account for the delay caused by the asynchronous channel. The adjustment proposed in the our paper is inspired by a restriction imposed on asynchronous specifications in [5, Theorem 1].

In [3, 4] the asynchronous test framework is extended to the setting where separate test-processes can observe input and output events and relative distinguishing power of these settings are compared. Although this framework may be natural in practice, we avoid following the framework of [3, 4] since our ultimate goal is to compare asynchronous testing with the standard IOCO framework and the framework of [3, 4] is notationally very different. For the same reason, we do not consider the approach of [2], which uses a stamping mechanism attached to the IUT, thus observing the actual order input and output before being distorted by the queues.

To summarize, the present paper re-visits the much studied issue of asynchronous testing and formulates and proves some theorems and non-theorem that show when it is (im)possible to synchronize asynchronous testing, i.e., use the (synchronous) IOCO test-case generation algorithm in order to test systems through asynchronous interaction. This guarantees that the verdict obtained from using IOCO on the synchronous specification coincides with the verdict obtained from using IOCO (or its asynchronous variant, in case of [11]), on the asynchronous version of the specification, which is equipped with input and output queues.

*Structure of the paper* To this end, after presenting some preliminaries in Section 2, we give a full proof of the main result of [11, Chapter 8] and [12] (with a slight modification) in Section 3. Then, in Section 4, we show that the results of re-formulate and strengthen the same results in the pure IOCO setting and show that even under weaker assumptions on the specification, one can recast the results in the IOCO setting. Finally, in Section 5, we show that the restriction imposed on the specification in Section 4 are not only sufficient to obtain the results but also necessary and hence characterize the specifications for which asynchronous testing can be reduced to synchronous testing. The paper is concluded in Section 6.

## 2 Preliminaries

In this section, we review some common formal definitions from the literature of labeled transition systems and input-output conformance testing [8].

*Specifications, actions and traces* Specifications in our approach to model-based testing are in the form of labeled transition systems (LTSs), defined below.

**Definition 1 (LTS).** A labeled transition system (LTS) is a 4-tuple  $M = (Q, L \cup \{\tau\}, \rightarrow, q_0)$ , where  $Q$  is a set of states,  $L$  is a finite alphabet,  $\tau \notin L$  is an unobservable action,  $\rightarrow \subseteq Q \times (L \cup \{\tau\}) \times Q$  is the transition relation, and  $q_0 \in Q$  is the initial state.

In LTSs labels are treated uniformly while for testing, it is essential to distinguish input and output actions; this is achieved in the following definition of input-output labeled transition systems (IOLTSs).

**Definition 2 (IOLTS).** An input-output labeled transition system (IOLTS) is an LTS  $M = (Q, L \cup \{\tau\}, \rightarrow, q_0)$ , where the alphabet  $L$  is partitioned into two sets  $L_I$  and  $L_U$ , representing the input and output alphabets, respectively. The class of IOLTSs with  $L_I$  and  $L_U$ , respectively, as the set of input- and output alphabets is denoted by  $IOLTS(L_I, L_U)$ .

We write  $q \xrightarrow{a} q'$  rather than  $(q, a, q') \in \rightarrow$ ; moreover, we write  $q \xrightarrow{a}$  when  $q \xrightarrow{a} q'$  for some  $q'$ , and  $q \not\xrightarrow{a}$  when not  $q \xrightarrow{a}$ . The transition relation is generalized as follows:

**Definition 3 ((Weak) Transitions and Traces).** Given an IOLTS  $(Q, L \cup \{\tau\}, \rightarrow, q_0)$  and  $q, q', q_i \in Q, a, a_i \in L \cup \{\tau\}$  and  $\sigma \in L^*$ , the notions of (weak) transition and trace are defined as follows.

1.  $q \xrightarrow{\epsilon} q' =_{def} (q = q') \vee \exists q_0, \dots, q_n \bullet (q = q_0 \xrightarrow{\tau} q_1 \wedge \dots \wedge q_{n-1} \xrightarrow{\tau} q_n = q')$
2.  $q \xrightarrow{a} q' =_{def} \exists q_1, q_2 \bullet q \xrightarrow{\epsilon} q_1 \xrightarrow{a} q_2 \xrightarrow{\epsilon} q'$
3.  $q \xrightarrow{a_1 \dots a_n} q' =_{def} \exists q_0, \dots, q_n \bullet q = q_0 \xrightarrow{a_1} q_1 \dots q_{n-1} \xrightarrow{a_n} q_n = q'$

In line with our notation for transitions, we write  $q \xrightarrow{\sigma}$  if there is a  $q'$  such that  $q \xrightarrow{\sigma} q'$ , and  $q \not\xrightarrow{\sigma}$  when no  $q'$  exists such that  $q \xrightarrow{\sigma} q'$ .

**Definition 4 (Initial and After-States).** Given an IOLTS  $(Q, L \cup \{\tau\}, \rightarrow, q_0)$ , some  $q \in Q, S \subseteq Q$ , we define:

1.  $\mathbf{init}(q) =_{def} \{a \mid q \xrightarrow{a}\}$ , and we set  $\mathbf{init}(S) =_{def} \bigcup_{q \in S} \mathbf{init}(q)$
2.  $\mathbf{Sinit}(q) =_{def} \{a \mid q \xrightarrow{a}\}$ , and we define  $\mathbf{Sinit}(S) =_{def} \bigcup_{q \in S} \mathbf{Sinit}(q)$

A state in an LTS is said to *diverge* if it is the start of an infinite sequence of  $\tau$ -labeled transitions.

Quiescence, defined below, is an essential notion for conformance testing; it characterizes a system state that cannot produce outputs and is stable, i.e., it cannot evolve to another state by performing a silent action.

**Definition 5 (Quiescence (under queue context)).**

A state  $q \in Q$  is called quiescent, denoted by  $\delta(q)$ , when  $\mathbf{init}(q) \subseteq L_I$ ; it is called quiescent under queue context, denoted by  $\delta_q(q)$ , iff  $\mathbf{Sinit}(q) \subseteq L_I$ .

The notion of quiescence under queue context refers to the asynchronous setting where quiescence cannot be observed directly (i.e., the tester cannot observe whether the system under test is engaged in some internal transitions or has come to a standstill) and hence the system is considered quiescent when it cannot show any observable output even after performing some internal transitions. In practice, this is implemented by a timeout mechanism which is set to the maximum waiting time before producing outputs. By the same token, in an asynchronous setting it becomes impossible to distinguish divergence from quiescence; we re-visit this issue in our proofs of synchronizing asynchronous conformance testing.

Next, we define the notion of test-case, which is a tree-shaped IOLTS prescribing when an input should be fed to the implementation under test and when its possible outputs should be observed leading to a leaf of the tree labeled with the pass- or the fail verdict. In a test case, the *observation* of quiescence is modeled using a  $\theta$  symbol.

**Definition 6 (Test case).** *Given an input alphabet  $L_I$  and an output alphabet  $L_U$ , a test case  $t$  is an IOLTS  $t = \langle Q, L_U \cup L_I \cup \{\theta\}, T, q_0 \rangle$ , where  $Q$  is a finite set of states reachable from  $q_0 \in Q$  containing two distinct terminal states pass and fail,  $\theta$  is a fresh label ( $\theta \notin L_I \cup L_U \cup \{\tau\}$ ),  $T$  is an acyclic and deterministic transition relation where pass and fail states appear only as targets of transitions labeled by an element of  $L_U \cup \{\theta\}$  and for each non-terminal state  $q \in Q$ , it holds that  $\mathbf{init}(q) = L_U \cup \{a\}$  for some  $a \in L_I \cup \{\theta\}$ .*

TW: this definition does not sound right to me; why omit  $\theta$  in one case? after all, it is an observed output

The class of test cases for the sets of  $L_I$  of input labels and  $L_U$  of output labels, is denoted by  $TTS(L_U, L_I)$  (note that the order of input and output are reversed: outputs of the system are inputs of the test-case and vice versa). A test suite  $T$  is defined a set of a test cases, i.e.  $T \subseteq TTS(L_U, L_I)$ .

**Definition 7 (Synchronous execution).** *Given a test case  $t \in TTS(L_U, L_I)$ , an IUT  $i \in IOLTS(L_I, L_U)$ , and let  $a \in L$ , then the synchronous test case execution operator  $\parallel$  is defined by the following inference rules:*

$$\frac{i \xrightarrow{\tau} i'}{t \parallel i \xrightarrow{\tau} t \parallel i'} \text{ (R1)} \quad \frac{t \xrightarrow{a} t', i \xrightarrow{a} i'}{t \parallel i \xrightarrow{a} t \parallel i'} \text{ (R2)} \quad \frac{t \xrightarrow{\theta} t', \delta(i)}{t \parallel i \xrightarrow{\theta} t' \parallel i} \text{ (R3)}$$

**Definition 8 (passes).** *Given an implementation  $i \in IOLTS(L_I, L_U)$  and a test case  $t \in TTS(L_U, L_I)$ , then  $i$  **passes**  $t \Leftrightarrow_{def} \forall \sigma \in (L \cup \{\theta\})^*, \forall i' \bullet t \parallel i \xrightarrow{\sigma} \mathbf{fail} \parallel i'$ .*

### 3 AIOCO Settings


In order to perform conformance testing in the asynchronous setting, in [11] and [12], both the class of specifications and test cases have been restricted to the so-called *internal choice* specifications. Then, it is argued (with a proof sketch) that in this setting, the verdict obtained through asynchronous interaction with the system coincides with the verdict (using the same set of restricted test-cases)

in the synchronous setting. In this section, we re-visit the approach of [11] and [12], give full proof of their main result and point out a slight imprecision in it.

### 3.1 Internal Choice Specifications

Asynchronous communication delays obscure the observation of the tester; for example, the tester cannot precisely establish when the input sent to the system is actually consumed by it. Hence, if the specification produces different outputs based on the exact point of time when an input is consumed (so-called external-choice), the verdict of a synchronous tester may be different from that of an asynchronous one. Hence, in [11, 12], the class of specifications is restricted to those in which the choice about the exact moment of input is not determined by the tester but by the specification itself, leading to *internal-choice* specifications.

*Example 1.* Figure 1 shows the difference between internal and external choice specifications. In the IOLTS  $m_0$ , there is a race between input and output. Thus the tester controls the test execution and based on the exact moment of performing the input transition, can decide whether the appropriate output is produced or not (i.e., it rejects an implementation which produces a  $1!$  output after feeding an  $a?$  to the system). This exact moment of time is not visible in asynchronous testing and hence, asynchronous testing may accept an implementation which is rejected by the synchronous testing (i.e., the tester may provide an  $a?$  to the system, but before its consumption, the system may produce a  $1!$  output). Although IOLTS  $n_0$  does not feature an immediate race between input and output actions, the tester can rule out the possibility of output  $1!$  by providing input  $a?$ . Again this kind of control is not available to an asynchronous tester and hence this kind of specification falls beyond the internal-choice category. All other IOLTS's depicted in Figure 1 fall into the internal-choice category. For example, in the IOLTS starting from  $i_0$ , the tester can rule out the possibility of being in the initial state by observing quiescence; in that case the user can make sure that by providing an input to the system it will be consumed by the system and no output is allowed to be produced.



**Fig. 1.** Input-output labeled transition systems with different choice


These observations has led into the the following definition of internal-choice specification in [11, 12].

**Definition 9.** A given LTS  $M = (Q, L_I \cup L_U \cup \{\tau\}, \rightarrow, q_0)$  is an internal choice LTS $^\square(L_I, L_U)$ , if input actions are enabled only in quiescent states, i.e.  $\forall q \in Q, (\exists a \in L_I \bullet a \in \text{init}(q))$  implies  $\delta(q)$ .

By observing quiescence before any input, the tester will provide an input for the implementation only when it is ready to accept it. Hence implementation doesn't need to be assumed input enabled at any state. It is sufficient that implementation accept all inputs at states which the quiescence is observable.

we haven't said anything about input enabledness yet! So this paragraph had better to be rephrased, maybe

**Definition 10.** An internal choice input output transition system (IOTS $^\square(L_I, L_U)$ ) is an internal choice IOLTS $^\square(L_I, L_U)$  where all input actions are enabled (possibly preceded by  $\tau$  transitions) in quiescent states,  $\forall a \in L_I, \forall q \in Q \bullet (\delta(q) \text{ implies } q \xrightarrow{a})$ .



**Fig. 2.** An example of internal choice test case

**Definition 11 (Internal choice test case).** An internal choice test case (TTS $^\square$ ) is an TTS  $M = \langle Q, L_U \cup L_I \cup \{\theta\}, T, q_0 \rangle$ , where any state  $q \in Q$  with  $\text{init}(q) \subseteq L_I$  is only reachable by  $\theta$ -labeled transitions.

*Example 2.* The left and right IOLTS's in figure 2 show internal test cases of IOLTS $^\square(L_I, L_U)$   $c_0$  and  $i_0$  in figure 1 respectively. Outputs (inputs of implementation) are enabled only in states reachable by  $\theta$ -transitions.

*Property 1.* In an internal choice test execution, following properties always hold:

1.  $t \xrightarrow{\sigma.a} t'$  and  $a \in L_I$  implies that  $\exists \sigma' \bullet \sigma = \sigma'.\theta$ .
2.  $t \parallel i \xrightarrow{\sigma.a} t' \parallel i'$  and  $a \in L_I$  implies that  $\exists \sigma' \bullet \sigma = \sigma'.\theta$ .

### 3.2 Asynchronous Specifications

Asynchronous communication, as mentioned in [6, Chapter 5], can be simulated by composition of two FIFO channels with implementation, one for input and one for output. Tester puts its stimulus in the input queue and get the outputs of the implementation from the output queue. Also, communication between tester and implementation equipped with FIFO queues is done synchronously. In the following definition, the behavior of FIFO channels are formally defined.

**Definition 12 (Queue operator).** Let  $\sigma_i \in L_I^*$  and  $\sigma_u \in L_U^*$ , then the unary queue operator  $[\sigma_u \ll \cdot \ll \sigma_i]: LTS(L_I, L_U) \rightarrow LTS(L_I, L_U)$  is defined by the following two axioms

$$[\sigma_u \ll S \ll \sigma_i] \xrightarrow{a} [\sigma_u \ll S \ll \sigma_i \hat{a}], a \in L_I \quad (A1)$$

$$[x \wedge \sigma_u \ll S \ll \sigma_i] \xrightarrow{x} [\sigma_u \ll S \ll \sigma_i], x \in L_U \quad (A2)$$

and by the following inference rules:

$$\frac{S \xrightarrow{\tau} S'}{[\sigma_u \ll S \ll \sigma_i] \xrightarrow{\tau} [\sigma_u \ll S' \ll \sigma_i]} \quad (I1)$$

$$\frac{S \xrightarrow{a} S', a \in L_I}{[\sigma_u \ll S \ll a \wedge \sigma_i] \xrightarrow{\tau} [\sigma_u \ll S' \ll \sigma_i]} \quad (I2)$$

$$\frac{S \xrightarrow{x} S', x \in L_U}{[\sigma_u \ll S \ll \sigma_i] \xrightarrow{\tau} [\sigma_u \hat{x} \ll S' \ll \sigma_i]} \quad (I3)$$

The initial state of a queue context containing an LTS  $S$  is given by  $Q(S) =_{def} \langle \rangle \ll S \ll \langle \rangle$ .

*Property 2.* Let  $i, i' \in IOTS(L_I, L_U)$ ,  $t, t' \in TTS(L_U, L_I)$  and  $\sigma \in (L \cup \{\theta\})^*$  then,

1.  $i \xrightarrow{\sigma} i'$  implies  $Q(i) \xrightarrow{\sigma} Q(i')$
2.  $t \parallel i \xrightarrow{\sigma} t' \parallel i'$  implies  $t \parallel Q(i) \xrightarrow{\sigma} t' \parallel Q(i')$
3.  $\mathbf{Sinit}(t \parallel i) = \mathbf{Sinit}(t \parallel Q(i))$ .

**Proposition 1.** For each  $i, i' \in IOTS(L_I, L_U)$ ,  $t \in TTS(L_U, L_I)$ ,  $\sigma_i, \sigma'_i \in L_I$  and  $\sigma_u, \sigma'_u \in L_U$  the following statements hold:

1.  $i \xrightarrow{\epsilon} i'$  iff  $t \parallel i \xrightarrow{\epsilon} t \parallel i'$  ( $R_1^*$ )
2.  $[\sigma_u \ll S \ll \sigma_i] \xrightarrow{\sigma'_i} [\sigma_u \ll S \ll \sigma_i \cdot \sigma'_i], \sigma'_i \in L_I^*$  ( $A_1^*$ ).
3.  $[\sigma'_u \cdot \sigma_u \ll S \ll \sigma_i] \xrightarrow{\sigma'_u} [\sigma_u \ll S \ll \sigma_i], \sigma'_u \in L_U$  ( $A_2^*$ ).
4.  $[\sigma_u \ll i \ll \sigma_i] \xrightarrow{\epsilon} [\sigma_u \ll i' \ll \sigma_i]$  iff  $i \xrightarrow{\epsilon} i'$  ( $I_1^*$ ).
5.  $[\sigma_u \ll i \ll \sigma_i \cdot \sigma'_i] \xrightarrow{\epsilon} [\sigma_u \ll i' \ll \sigma'_i]$  iff  $i \xrightarrow{\sigma_i} i'$  ( $I_2^*$ ).
6.  $[\sigma_u \ll i \ll \sigma_i] \xrightarrow{\epsilon} [\sigma_u \cdot \sigma'_u \ll i' \ll \sigma_i]$  iff  $i \xrightarrow{\sigma'_u} i'$  ( $I_3^*$ ).

**Corollary 1.** For each  $i, i' \in IOTS(L_I, L_U)$ ,  $t, t' \in TTS(L_U, L_I)$ , and  $x \in \{L_U \cup \theta\}$ , if  $t \parallel Q(i) \xrightarrow{x} t' \parallel Q(i')$ , then the following two statements hold:

1.  $t \xrightarrow{x} t'$  and
2.  $Q(i) \xrightarrow{x} Q(i')$ . Moreover, if  $x = \theta$ , then  $\delta_q(Q(i))$  and  $\delta_q(Q(i'))$  are concluded.

**Corollary 2.** For each  $i, i' \in IOTS(L_I, L_U)$  and  $t, t' \in TTS(L_U, L_I)$ ,  $t \parallel Q(i) \xrightarrow{a} t' \parallel Q(i') \wedge a \in L_I$  concludes the following:

1.  $t \xrightarrow{a} t'$
2.  $Q(i) \xrightarrow{a} Q(i')$ . Moreover, if  $i \in IOTS^\square(L_I, L_U)$ , then  $\exists i'' \in IOTS^\square(L_I, L_U) \bullet i \xrightarrow{\epsilon} i'' \xrightarrow{a} i' \wedge \delta(i'')$ .

### 3.3 Synchronizing Theorem for AIOCO

It is argued in [12, 5], if an input is provided to the IUT only after observing quiescence (i.e., in a stable state), the queue cannot distort the order of observations anymore. Hence, a subset of synchronous test-cases, namely those which only provide an input after observing quiescence, are sufficient for testing asynchronous systems. This is summarized in the following theorem from [12, 11] (and with a slightly different formulation in [5]):

**Theorem 1 (non-theorem).** *Let  $i \in IOTS^\square(L_I, L_U)$  and  $t \in TTS^\square(L_U, L_I)$ , then  $i$  passes  $t \iff Q(i)$  passes  $t$ .*

The theorem however, does not hold in its full generality as illustrated by the following example.

*Example 3.* Running test case  $t$  in figure 2 asynchronously with  $c = IOTS^\square(L_I, L_U)$  in figure 1 may result in fail, though  $c$  passes  $t$ . In fact  $IOTS^\square(L_I, L_U)$   $c$  has a  $\tau$ -loop which is considered quiescence in queue context( $\delta_q(c)$ ).

By omitting diverging IOLTS from the internal choice specifications, we restrict the domain of the internal choice specifications to be able to prove the theorem given in [12, 11].

**Theorem 2.** *Let  $i \in IOTS^\square(L_I, L_U)$  and  $t \in TTS^\square(L_U, L_I)$  and  $i$  doesn't diverge then  $i$  passes  $t \iff Q(i)$  passes  $t$ .*

Unfortunately, only a proof sketch is provided in [12, 11] for Theorem 1 and our order of business in this section is to give a full proof for its corrected version, Theorem 4. (In [5] only the theorem is mentioned without a formal proof.) To this end, we need a number of auxiliary lemmata and corollaries, given below.

In the following lemma, we show that if  $\delta_q(Q(i))$ , then either  $i$  is a quiescent state or  $i$  can reach a quiescent state by taking finite  $\tau$ -steps. As we mentioned in Example 3, if  $i$  can diverge, then  $Q(i)$  is considered quiescent, though  $i$  neither is quiescent or reach a quiescent state. This may lead to wrong verdict in the test execution.

**Lemma 1.** *Let  $i \in IOTS^\square(L_I, L_U)$ , then  $\delta_q(Q(i))$  implies that  $\exists i' \in IOTS^\square(L_I, L_U)$  such that  $i \xrightarrow{\epsilon} i' \wedge \delta(i')$*

**Proposition 2.** *Let  $s, s' \in IOTS^\square(L_I, L_U)$ ,  $TTS^\square T^\square = \langle Q, L_U \cup L_I \cup \{\theta\}, T, q_0 \rangle$ ,  $t, t' \in Q$  and  $\sigma \in (L \cup \{\theta\})^*$ . Then  $t \parallel Q(s) \xrightarrow{\sigma} t' \parallel Q(s')$  implies that there exists a  $s'' \in IOTS^\square(L_I, L_U)$  such that  $t \parallel Q(s) \xrightarrow{\sigma} t' \parallel Q(s'')$*

**Corollary 3.** *Let  $s, s' \in IOTS^\square(L_I, L_U)$ ,  $TTS^\square T^\square = \langle Q, L_U \cup L_I \cup \{\theta\}, T, q_0 \rangle$ ,  $t, t' \in Q$  and  $\sigma \in (L \cup \{\theta\})^*$ . Then  $t \parallel Q(s) \xrightarrow{\sigma} t' \parallel Q(s')$  and  $\sigma = \sigma'.x$  with  $\sigma' \in (L \cup \{\theta\})^*$  and  $x \in (L \cup \{\theta\})$  implies that there exist a  $s'' \in IOTS^\square(L_I, L_U)$  and  $t'' \in Q$  such that  $t \parallel Q(s) \xrightarrow{\sigma'} t'' \parallel Q(s'') \xrightarrow{x} t' \parallel Q(s')$ .*



**Lemma 2.** Let  $s, s' \in IOTS^\square(L_I, L_U)$ ,  $TTS^\square T^\square = \langle Q, L_U \cup L_I \cup \{\theta\}, T, q_0 \rangle$ ,  $t, t' \in Q$  and  $\sigma \in (L \cup \{\theta\})^*$ . Then  $t \parallel Q(s) \xrightarrow{\sigma} t' \parallel Q(s')$  implies that there exists a non-empty subset of  $(s' \text{ after } \epsilon)$  like  $\mathbb{S}$  such that  $\forall q \in \mathbb{S} \bullet t \parallel s \xrightarrow{\sigma} t' \parallel q \wedge \mathbf{Sinit}(t' \parallel Q(s')) = \bigcup_{q \in \mathbb{S}} \mathbf{Sinit}(t' \parallel q)$ .

*Proof.* We prove this lemma by induction on the length of  $\sigma$  (excluding *tau*-transition). Assume for the induction basis that the length of  $\sigma$  is 0; thus it follows from the item 4 in Proposition 1 that  $s \xrightarrow{\epsilon} s'$ . We claim  $\mathbb{S} = \{q \mid s' \xrightarrow{\epsilon} q\}$ . It follows from the item 1 in Proposition 1 that  $\forall q \in \mathbb{S}$  we have  $t \parallel s \xrightarrow{\epsilon} t \parallel s'$  and  $t \parallel s' \xrightarrow{\epsilon} t \parallel q$ . Combination of the two transition culminate in  $t \parallel s \xrightarrow{\epsilon} t \parallel q$  which is the first property of  $\mathbb{S}$  and  $\mathbf{Sinit}(t \parallel Q(s')) = \bigcup_{q \in \mathbb{S}} \mathbf{Sinit}(t \parallel q)$  is concluded from item 2 in Definition 4 as well. Thus  $\mathbb{S}$  holds the two properties which was to be shown. For the induction step, assume that the thesis holds for all  $\sigma$  with length  $n - 1$  or less and length of  $\sigma$  is  $n$ . It follows from the item 3 in Definition 3 and Corollary 3 that there exist  $i_{n-1} \in IOTS^\square(L_I, L_U)$ , a  $t'_{n-1} \in TTS^\square(L_U, L_I)$  and  $\sigma_{n-1} \in (L \cup \theta)^*$  and  $x \in (L \cup \theta)$  such that  $\sigma_n = \sigma_{n-1}.x$  and  $t \parallel Q(s) \xrightarrow{\sigma_{n-1}} t'_{n-1} \parallel Q(i_{n-1}) \xrightarrow{x} t'_n \parallel Q(s')$ . Induction hypothesis follows that  $\exists \mathbb{S}_{n-1} \subseteq (i'_{n-1} \text{ after } \epsilon) \bullet (\forall q \in \mathbb{S}_{n-1} \bullet t \parallel s \xrightarrow{\sigma_{n-1}} t'_{n-1} \parallel q_{n-1})$  and  $\mathbf{Sinit}(t'_{n-1} \parallel Q(i'_{n-1})) = \bigcup_{q \in \mathbb{S}_{n-1}} \mathbf{Sinit}(t'_{n-1} \parallel q)$ . We distinguish three cases, based on the type of  $x$ : either it is  $\theta$ , an input action or an output action.

$x = \theta$  Corollary 1 and  $t'_{n-1} \parallel Q(i'_{n-1}) \xrightarrow{\theta}$  and Lemma 1 conclude that there exists an  $i'' \in IOTS^\square(L_I, L_U)$  such that  $i'_{n-1} \xrightarrow{\epsilon} s' \xrightarrow{\epsilon} i''$  and  $i''$  is quiescent. We claim that  $\mathbb{S}_n = \{q \in (\mathbb{S}_{n-1} \text{ after } \epsilon) \mid s' \xrightarrow{\epsilon} q \wedge \delta(q)\}$ . Definition of  $\mathbf{Sinit}()$  (item 2 in Definition 4) results all member of  $\mathbb{S}_{n-1}$  are either quiescent or leading to a quiescent state after some  $\tau$  steps, thus  $\mathbb{S}_n$  is not empty and also  $\mathbb{S}_n \subseteq \mathbb{S}_{n-1}$ . It is concluded from induction hypothesis that  $\forall q \in \mathbb{S}_n \exists q' \in \mathbb{S}_{n-1} \bullet t \parallel s \xrightarrow{\sigma_{n-1}} t'_{n-1} \parallel q' \xrightarrow{\epsilon} t'_{n-1} \parallel q \xrightarrow{\theta} t' \parallel q$  is concluded. Combination of the two transition shows that  $\forall q \in \mathbb{S}_n \bullet t \parallel s \xrightarrow{\sigma_n} t'_n \parallel q$ . Hence the first property is held by  $\mathbb{S}$ .  $Q(s')$  is quiescent ( $\delta_q(Q(s'))$ ), thus  $\mathbf{Sinit}(t' \parallel Q(s')) = L_I \cup \{\theta\}$ . On the other hand, definition of  $\mathbf{Sinit}()$  culminates in  $\mathbf{Sinit}(t' \parallel q) = L_I \cup \{\theta\}$  for all member of  $\mathbb{S}$ . Thus  $\mathbf{init}(t' \parallel Q(s')) = \bigcup_{q \in \mathbb{S}_n} \mathbf{init}(t' \parallel q)$  and the second property is held by  $\mathbb{S}$  as well.

$x \in L_I$  It follows from induction hypothesis and Definition 10 that all member of  $\mathbb{S}_{n-1}$  are quiescent, thus they can perform any input action. We claim that  $\mathbb{S}_n = \{q \mid q' \xrightarrow{x} q \wedge q' \in \mathbb{S}_{n-1} \wedge s' \xrightarrow{\epsilon} q\}$ . It follows from Corollary 1 that  $\exists i'' \in IOTS^\square(L_I, L_U) \bullet i_{n-1} \xrightarrow{\epsilon} i'' \xrightarrow{x} s' \wedge \delta(i'')$ . According to the definitions of  $\mathbb{S}_{n-1}$  and  $\mathbb{S}_n$ , it is clear that  $i'' \in \mathbb{S}_{n-1}$  and  $i'_n \in \mathbb{S}_n$ , thus  $\mathbb{S}_n$  cannot be empty and it has at least one member. Induction hypothesis results that  $\forall q \in \mathbb{S}_n \exists q' \in \mathbb{S}_{n-1} \bullet t \parallel s \xrightarrow{\sigma_{n-1}} t'_{n-1} \parallel q' \xrightarrow{x} t' \parallel q$ , thus the first property is held by  $\mathbb{S}_n$ . Since  $s' \in \mathbb{S}_n$ , it is clear that  $\mathbf{Sinit}(t' \parallel s') \subseteq \bigcup_{q \in \mathbb{S}} \mathbf{Sinit}(t' \parallel q)$ . For each member of  $\mathbb{S}$  such as  $q \in \mathbb{S}_n$ , we have  $\mathbf{Sinit}(t' \parallel q) \subseteq \mathbf{Sinit}(t' \parallel s')$ , thus  $\bigcup_{q \in \mathbb{S}} \mathbf{Sinit}(t' \parallel q) \subseteq \mathbf{Sinit}(t' \parallel s')$  as well. These observations lead to  $\mathbf{Sinit}(t' \parallel s') = \bigcup_{q \in \mathbb{S}} \mathbf{Sinit}(t' \parallel q)$ . Property 2

leads to  $\mathbf{Sinit}(t' \parallel Q(s')) = \bigcup_{q \in \mathbb{S}} \mathbf{Sinit}(t' \parallel q)$ . Thus  $\mathbb{S}_n$  holds the two required properties which was to be shown.

$x \in L_U$  We claim that  $\mathbb{S}_n = \{q \mid q' \xrightarrow{x} q \wedge q' \in \mathbb{S}_{n-1} \wedge s' \xrightarrow{\epsilon} q\}$ . It follows from the induction hypothesis that  $\forall q \in \mathbb{S}_n \exists q' \in \mathbb{S}_{n-1} \bullet t \parallel s \xrightarrow{\sigma_{n-1}} t'_{n-1} \parallel q' \xrightarrow{x} t' \parallel q$ . Hence  $\mathbb{S}_n$  holds the first property. By Corollary 1 we know that  $\exists i'' \in IOTS^\square(L_I, L_U) \bullet i'_{n-1} \xrightarrow{\epsilon} i'' \xrightarrow{x} i'_n$ , thus  $i'' \in \mathbb{S}_{n-1}$  and subsequently  $s' \in \mathbb{S}_n$ . These results show that  $\mathbb{S}$  is not empty and it has at least one member. Since  $s' \in \mathbb{S}_n$ , it is clear that  $\mathbf{Sinit}(t' \parallel s') \subseteq \bigcup_{q \in \mathbb{S}} \mathbf{Sinit}(t' \parallel q)$ . For each member of  $\mathbb{S}$  such as  $q \in$ , we have  $\mathbf{Sinit}(t' \parallel q) \subseteq \mathbf{Sinit}(t' \parallel s')$ , thus  $\bigcup_{q \in \mathbb{S}} \mathbf{Sinit}(t' \parallel q) \subseteq \mathbf{Sinit}(t' \parallel s')$  as well. These observations lead to  $\mathbf{Sinit}(t' \parallel s') = \bigcup_{q \in \mathbb{S}} \mathbf{Sinit}(t' \parallel q)$ . Property 2 leads to  $\mathbf{Sinit}(t' \parallel Q(s')) = \bigcup_{q \in \mathbb{S}} \mathbf{Sinit}(t' \parallel q)$ . Thus  $\mathbb{S}_n$  holds the two required properties which was to be shown.

Using the lemmas given above we are able to provide the proof of Theorem 4 as follows.

*Proof of Theorem 4.* We prove each implication by contradiction method.

- $\Rightarrow$  Assume, towards a contradiction, that  $i$  **passes**  $t$  doesn't imply that  $Q(i)$  **passes**  $t$ . It follows from Definition 8 that  $\forall \sigma \in (L \cup \{\theta\})^* \forall i' \in IOTS^\square(L_I, L_U) \bullet t \parallel i \xrightarrow{\sigma} \mathbf{fail} \parallel i'$  and  $\exists \sigma' \in (L \cup \theta)^* \exists i'' \in IOTS^\square(L_I, L_U) \bullet t \parallel Q(i) \xrightarrow{\sigma'} \mathbf{fail} \parallel i''$ . Corollary 3 follows  $t \parallel Q(i) \xrightarrow{\sigma''} t' \parallel Q(i') \xrightarrow{x} \mathbf{fail} \parallel i''$ , with  $\sigma'' \in (L \cup \{\theta\})^*$  and  $\sigma' = \sigma'' \cdot x$ . According to Definition 6, we know that a test case only by observing either an output action or  $\theta$  reaches fail state, thus  $x$  is either an output or  $\theta$ . Corollary 1 results in  $t' \xrightarrow{x} \mathbf{fail}$ . Lemma 2 concludes that  $\exists \mathbb{S} \subseteq (i' \text{ after } \epsilon) \bullet \forall q \in \mathbb{S} \bullet t \parallel i \xrightarrow{\sigma''} t' \parallel q \wedge \mathbf{Sinit}(t' \parallel Q(i')) \subseteq \bigcup_{q \in \mathbb{S}} \mathbf{Sinit}(t' \parallel q)$ . Thus there must exist an  $s \in \mathbb{S}$  such that  $t' \parallel s \xrightarrow{x}$ . According to the previous observation  $t \xrightarrow{x} \mathbf{fail}$ . Hence there exists a path leading  $t \parallel i$  to  $\mathbf{fail} \parallel i'$  state and this is in contradictory to our assumption that  $i$  **passes**  $t$ .
- $\Leftarrow$  proof of the left implication is almost identical to the right implication. Assume, towards a contradiction that  $Q(i)$  **passes**  $t$  doesn't imply that  $i$  **passes**  $t$ . It follows from Definition 8  $\forall \sigma \in (L \cup \theta)^* \forall i' \in IOTS^\square(L_I, L_U) \bullet t \parallel Q(i) \xrightarrow{\sigma} \mathbf{fail} \parallel i' \wedge \exists \sigma' \in (L \cup \theta)^* \exists i'' \in IOTS^\square(L_I, L_U) \bullet t \parallel i \xrightarrow{\sigma'} \mathbf{fail} \parallel i''$ . Property 2 shows the behavior of asynchronous context includes the behavior of synchronous context, thus  $t \parallel i \xrightarrow{\sigma'} \mathbf{fail} \parallel i''$  results in  $t \parallel Q(i) \xrightarrow{\sigma'} \mathbf{fail} \parallel Q(i'')$ . Hence there is a path leading  $t \parallel Q(i)$  to  $\mathbf{fail} \parallel i'$  and this contradicts our assumption that  $Q(i)$  **passes**  $t$ .

□

## 4 IOCO Settings

In this section, we aim at re-casting the results of the previous section to the setting with the original IOCO test-case generation algorithm. We first define

IOCO and its test-case generation algorithm below and then show that the results of the previous section cannot be trivially generalized to the IOCO-setting. Then using an approach inspired by [6, Chapter 5] and [5], we show how to re-formulate Theorem in this setting.

#### 4.1 Specifications and Test Cases

Input output labeled transition systems (IOLTS) are allowed to under-specify the behavior of a system; this is achieved by selectively omitting input actions in the behavioral model. The testing hypothesis underlying the IOCO theory, however, states that implementations are always *input enabled*. Formally, implementations range over *input-output transition systems*, formally defined below.

**Definition 13 (IOTS).** *An input-output transition system (IOTS) is an IOLTS in which all input actions are enabled (possibly preceded by  $\tau$ -transitions) in all states. The IOTS subset of  $IOLTS(L_I, L_U)$  is denoted by  $IOTS(L_I, L_U)$ .*

Informally, the *ioco* relation states that an implementation shown by an IOTS conforms a given specification modeled in IOLTS iff the observable behaviors of an implementation are also valid observable behaviors of the specification. In the context of IOCO, the observable behaviors are essentially traces, called *suspension traces*, consisting of inputs, outputs and observations of quiescence. For a given set of states  $Q$  and a transition relation  $\rightarrow \subseteq Q \times (L \cup \{\tau\}) \times Q$ , suspension traces are defined through an auxiliary transition relation  $\Longrightarrow_\delta \subseteq Q \times (L \cup \{\delta\})^* \times Q$ , specified through the following deduction rules:

$$\frac{}{q \xrightarrow{\epsilon}_\delta q} \quad \frac{q \xrightarrow{\sigma}_\delta q' \quad \delta(q')}{q \xrightarrow{\sigma\delta}_\delta q'} \quad \frac{q \xrightarrow{\sigma}_\delta q'' \quad q'' \xrightarrow{x} q'}{q \xrightarrow{\sigma x}_\delta q'}$$

**Definition 14 (Suspension traces).** *Assuming an IOLTS  $(Q, L \cup \{\tau\}, \rightarrow, q_0)$ , the suspension traces of state  $q \in Q$  are  $\text{Straces}(q) =_{def} \{\sigma \in L_\delta^* \mid q \xrightarrow{\sigma}_\delta\}$ .*

**Definition 15.** *Given an IOLTS  $(Q, L \cup \{\tau\}, \rightarrow, q_0)$ , some  $q \in Q$ ,  $S \subseteq Q$ ,  $a \in L$  and  $\sigma \in (L \cup \{\delta\})^*$ , we define:*

1.  $\mathbf{out}(q) =_{def} \{a \in L \mid q \xrightarrow{a}\} \cup \{\delta \mid \delta(q)\}$ , and we set  $\mathbf{out}(S) =_{def} \bigcup_{q \in S} \mathbf{out}(q)$
2.  $q \mathbf{after} \sigma =_{def} \{q' \mid q \xrightarrow{\sigma}_\delta q'\}$ , and we set  $S \mathbf{after} \sigma =_{def} \bigcup_{q \in S} q \mathbf{after} \sigma$


**Definition 16 (IOCO).** *Let  $i \in IOTS(L_I, L_U)$  and  $s \in LTS(L_I, L_U)$  then  $i \mathbf{ioco} s \iff_{def} \forall \sigma \in \text{Straces}(s) \bullet \mathbf{out}(i \mathbf{after} \sigma) \subseteq \mathbf{out}(s \mathbf{after} \sigma)$ .*

**Algorithm 17 (IOCO test case generation)** *Let  $s \in LTS(L_I, L_U)$  be a specification, and let  $S$  initially be  $S = s \mathbf{after} \epsilon$ .*

*A test case  $t \in TTS(L_U, L_I)$  is obtained from a non-empty set of states  $S$  by a finite number of recursive applications of one of the following three non-deterministic choices:*

1.  $t := \mathbf{pass}$

2.  $t := a; t_a$   
 $\square \Sigma\{x_j; \mathbf{fail} \mid x_j \in L_U, x_j \notin \text{out}(S)\}$   
 $\square \Sigma\{x_i; t_{x_i} \mid x_i \in L_U, x_i \in \text{out}(S)\}$   
 where  $a \in L_I$  such that  $S$  **after**  $a \neq \emptyset$ ,  $t_a$  is obtained by recursively applying the algorithm for the set of states  $S$  **after**  $a$ , and for each  $x_i \in \text{out}(S)$ ,  $t_{x_i}$  is obtained by recursively applying the algorithm for the set of states  $S$  **after**  $x_i$ .
3.  $t := \Sigma\{x_j; \mathbf{fail} \mid x_j \in L_U, x_j \notin \text{out}(S)\}$   
 $\square \Sigma\{\theta; \mathbf{fail} \mid \delta \notin \text{out}(S)\}$   
 $\square \Sigma\{x_i; t_{x_i} \mid x_i \in L_U, x_i \in \text{out}(S)\}$   
 $\square \Sigma\{\theta; t_\theta \mid \delta \in \text{out}(S)\}$   
 where for each  $x_i \in \text{out}(S)$ ,  $t_{x_i}$  is obtained by recursively applying the algorithm for the set of states  $S$  **after**  $x_i$  and  $t_\theta$  is obtained by recursively applying the algorithm for the set of states  $S$  **after**  $\delta$ .



**Fig. 3.** An example of IOCO test case

*Example 4.* Figure 3 shows a test case for IOLTS  $i_0$  in Figure 1 which is generated according to ioco test case generation algorithm( Algorithm 17). Although IOLTS  $i_0$  is internal choice, test case  $t_0$  in Figure 3 feeds input  $a$  to the implementation without observing quiescence despite of test case  $t'_0$  in Figure 2. Consider sequence  $a?.1!$  which leads  $t_0$  to  $fail$  state. In queue context, the execution  $t_0 \parallel Q(i_0) \xrightarrow{\epsilon} t_0 \parallel_{[1 \ll i_1 \ll \epsilon]} \xrightarrow{a?} t_1 \parallel_{[1 \ll i_1 \ll a]} \xrightarrow{1!} fail \parallel_{[\epsilon \ll i_1 \ll a]}$  is possible which leads to  $fail$  state but  $a?.1! \notin \text{Straces}(t_0 \parallel e_0)$ . Hence as we can see in this example, Theorem 4 cannot be generalized to the IOCO-setting.

## 4.2 Synchronizing Theorem for IOCO

In this section, we investigate specifications whose synchronous IOCO test cases are sound for asynchronous execution as well. To this end, we first consider the relation between traces of system and its queue context's. In fact, traces in queue context are reordered in respect to their original one by preceding input actions to output actions.

**Definition 18 (Delay relation).**

1. The relation  $@ \subseteq L^* \times L^*$  is defined as the smallest relation such that:

- (a) if  $\sigma_1, \sigma_2 \in L_I^*$ , then  $\sigma_1 @ \sigma_2 =_{def} \sigma_1 \preceq \sigma_2$ , where  $\preceq$  denotes the trace-prefix pre-order,
  - (b) if  $\sigma_1 = \rho_1.x_1.\sigma'_1, \sigma_2 = \rho_2.x_2.\sigma'_2$ , with  $\rho_1, \rho_2 \in L_I^*, x_1, x_2 \in L_U$ , and  $\sigma'_1, \sigma'_2 \in L^*$ , then  $\sigma_1 @ \sigma_2 =_{def} \rho_1 \preceq \rho_2$  and  $x_1 = x_2$  and  $\sigma'_1 @ (\rho_2 \setminus \rho_1).\sigma'_2$
2. if  $\sigma_1 @ \sigma_2$ , then the operation  $\setminus \setminus$  is defined by
- (a) if  $\sigma_1, \sigma_2 \in L_I^*$ , then  $\sigma_2 \setminus \setminus \sigma_1 =_{def} \sigma_2 \setminus \sigma_1$
  - (b) if  $\sigma_1 = \rho_1.x_1.\sigma'_1, \sigma_2 = \rho_2.x_2.\sigma'_2$ , with  $\rho_1, \rho_2 \in L_I^*, x_1, x_2 \in L_U$ , and  $\sigma'_1, \sigma'_2 \in L^*$ , then  $\sigma_2 \setminus \setminus \sigma_1 =_{def} (\rho_2 \setminus \rho_1).\sigma'_2 \setminus \setminus \sigma'_1$

**Definition 19 (Fixed Delay relation).** The relation  $|\@| \subseteq L^* \times L^*$  is defined as if  $\sigma_1, \sigma_2 \in L^*$  and  $\sigma_1 |\@| \sigma_2$  then  $\sigma_1 @ \sigma_2$  and  $|\sigma_1| = |\sigma_2|$ .

**Corollary 4.** Let  $S \in IOLTS(L_I, L_U)$  and  $\sigma_1, \sigma_2 \in (L_I \cup L_U)^*$ , then


1.  $\sigma_1 @ \sigma_2$  and  $\sigma_1 \in \text{traces}(S)$  imply  $\sigma_2 \in \text{traces}(Q(S))$
2.  $\sigma_1 @ \sigma_2$  and  $\sigma_1 \in \text{traces}(Q(S))$  imply  $\sigma_2 \in \text{traces}(Q(S))$
3.  $\sigma_2 \in \text{traces}(Q(S))$  implies that  $\exists \sigma_1 \in \text{traces}(S) \bullet \sigma_1 @ \sigma_2$

Corollary 4.2 expresses that  $\text{traces}(Q(S))$  is right-closed with respect to relation  $@$ .

**Definition 20 ((Fixed) Delay right-closure).** Set  $s$  is (fixed) delayed right-closed if  $\sigma_1 @ \sigma_2$  ( $\sigma_1 |\@| \sigma_2$ ), with  $\sigma_1, \sigma_2 \in L^*$  then  $\sigma_1 \in S$  implies  $\sigma_2 \in S$ .

**Definition 21 ((Fixed) Delay right-closed IOLTS).** A given LTS  $M = (Q, L_I \cup L_U \cup \{\tau, \delta\})$  is a (fixed) delay-right-closed ( $LTS^{|\@|}(L_I, L_U)$ )  $LTS^\@ (L_I, L_U)$ , if  $\forall q \in Q \forall \sigma \in \text{Straces}(q), (\exists x \in L_U, a \in L_I \bullet x \in \text{init}(q \text{ after } \sigma) \wedge a \in \text{init}(q \text{ after } \sigma))$  implies  $\text{Straces}((q \text{ after } \sigma))$  is (fixed) delay right-closed.

**Definition 22 ((Fixed) Delay right-closed IOTS).** A delay-right-closed input output transition system  $IOTS^\@ (L_I, L_U)$ , is a (fixed) delay-right-closed ( $IOLTS^{|\@|}(L_I, L_U)$ )  $IOLTS^\@ (L_I, L_U)$  where all input action is enabled (possibly preceded by  $\tau$ -transition) in all states.



**Fig. 4.** Examples of delayed right-closed IOLTS

*Example 5.* Figure 4 shows two *IOLTS* for  $L_I = \{a, b\}$  and  $L_U = \{1, 2\}$  as input and output alphabet respectively. In *IOLTS*  $s_0$ ,  $\{a, b\} \subseteq \mathbf{init}(s_0 \text{ after } \epsilon)$  and  $x \in \mathbf{init}(s_0 \text{ after } \epsilon)$  as well. Also,  $\mathbf{Straces}(s_0 \text{ after } \epsilon) = \{(b^?)^*1!(b^?)^*a?2!, (b^?)^*a?1!, (b^?)^*a?2!\}$  and due to Definition 20,  $\mathbf{Straces}(s_0 \text{ after } \epsilon)$  is fixed delayed right-closed. Thus *IOLTS*  $s$  is fixed delay right-closed *IOLTS*<sup>Q</sup>. Similarly, *IOLTS*  $r$  is *IOLTS*<sup>Q</sup> too.

As stated in the following theorem, the results of test execution of an IOCO test case with an *IOTS*<sup>Q</sup> implementation are same in both synchronous and asynchronous environment.

**Theorem 3.**  $i \in IOTS^Q, t \in TTS_{ioco}$  then  $i$  passes  $t \iff Q(i)$  passes  $t$ .

To prove this theorem we first show, as expressed in the following lemma, that  $i$  and its queue context,  $Q(i)$  have a unique suspension traces set.

**Lemma 3.** Let *LTS*  $M = (Q, L_I \cup L_U \cup \{\tau\}) \subseteq IOTS^Q(L_I, L_U)$  and  $i \in Q$  and  $\sigma \in (L_I \cup L_U)^*$ , then  $\sigma \in (\mathbf{Straces}Q(i))$  implies  $\sigma \in \mathbf{Straces}(i)$ .

*Proof.* The proof is given by induction on the number of output actions in  $\sigma$ . Assume, for the induction basis,  $\sigma \in L_I^*$ . It follows from Corollary 4.3 that there exists a  $\sigma_1 \in \mathbf{Straces}(i)$  such that  $\sigma_1 @ \sigma$ . Due to Definition 18,  $\sigma = \sigma_1 \cdot \rho_i$  with  $\rho_i \in L_I^*$ . Since  $i$  is input-enabled,  $\rho_i \in \mathbf{Straces}(i \text{ after } \sigma_1)$ . Thus  $\sigma \in \mathbf{Straces}(i)$ . For the induction step, assume that the thesis holds for all  $\sigma$  with  $n - 1$  or less output actions. Suppose that  $\sigma = \rho \cdot x \cdot \sigma'$  with  $\rho \in L_I^*, x \in L_U, \sigma' \in L^*$  and the number of output actions in  $\sigma$  is equal to  $n$ . It follows from Corollary 4.3 there exists a  $\sigma_1 \in \mathbf{Straces}(i)$  such that  $\sigma_1 @ \sigma$ . From Definition 18 we know that  $\sigma_1 = \rho_1 \cdot x \cdot \sigma'_1$  with  $\rho_1 \in L_I^*, \sigma_1 \in L^*$  and  $\sigma'_1 @ (\rho \setminus \rho_1) \sigma'$ . Distinguish between  $\rho \setminus \rho_1 = \epsilon$  and  $\rho \setminus \rho_1 \neq \epsilon$ .

$\rho \setminus \rho_1 = \epsilon$  In this case, no input is preceded to output action  $x$ , thus there exists an  $i'$  such that  $Q(i) \xrightarrow{\rho \cdot x} Q(i') \xrightarrow{\sigma'}$ . Thus  $\sigma' \in \mathbf{Straces}(Q(i'))$  with one output action less than  $\sigma$ . It follows from induction hypothesis that  $\sigma' \in \mathbf{Straces}(i')$ . Also, it is concluded from the first observation ( $\rho \cdot x$  is not a delayed sequence) that  $i \xrightarrow{\rho \cdot x} i'$ . Thus  $i \xrightarrow{\rho \cdot x} i' \xrightarrow{\sigma'}$ , or in other words  $(\sigma = \rho \cdot x \cdot \sigma') \in \mathbf{Straces}(i)$  which was to be shown.

$\rho \setminus \rho_1 \neq \epsilon$  The sequence  $\sigma$  can be written as  $\rho_1(\rho \setminus \rho_1) \cdot x \cdot \sigma'$ . Since  $\rho \setminus \rho_1 \neq \epsilon, \exists a \in L_I$  such that  $\rho \setminus \rho_1 = a \cdot \sigma_i^*$  with  $\sigma_i^* \in L_I$ . Thus  $a \in \mathbf{init}(i \text{ after } \rho_1)$ . It is concluded from sequence  $\sigma_1$  that  $x \in \mathbf{init}(i \text{ after } \rho_1)$ . According to Definition 22,  $(i \text{ after } \rho_1)$  is delay-closed-right. Thus  $\sigma'_1 \in \mathbf{Straces}(i \text{ after } \rho_1)$  implies if  $\sigma'_1 @ \sigma_d$  then  $\sigma_d \in \mathbf{Straces}(i \text{ after } \rho_1)$ . It follows from  $\sigma'_1 @ (\rho \setminus \rho_1) \sigma'$  that  $x \cdot \sigma'_1 @ x \cdot (\rho \setminus \rho_1) \sigma'$ . From Definition 18 we know that  $x \cdot (\rho \setminus \rho_1) \sigma' @ (\rho \setminus \rho_1) x \cdot \sigma'$  as well. Thus the two last observations and transitivity property of relation @, result  $x \cdot \sigma'_1 @ (\rho \setminus \rho_1) x \cdot \sigma'$ . Hence  $(\rho \setminus \rho_1) x \cdot \sigma' \in \mathbf{Straces}(i \text{ after } \rho_1)$  which culminates in  $\rho_1(\rho \setminus \rho_1) x \cdot \sigma' \in \mathbf{Straces}(i)$ . Thus  $\sigma \in \mathbf{Straces}(i)$ .

*Proof of Theorem 3.* Using the lemma given above, the proof of theorem becomes straightforward. We prove each implication separately.

$\Rightarrow$  It follows from Lemma 3 that  $\sigma \in \mathbf{Straces}(i)$  implies that  $\sigma \in \mathbf{Straces}(Q(i))$ .  
 Thus if  $\exists \sigma, q' \bullet t \parallel Q(i) \xrightarrow{\sigma} \text{fail} \parallel q'$ , it implies that  $\exists i' \bullet t \parallel i \xrightarrow{\sigma} \text{fail} \parallel i'$  and  
 subsequently it results in  $i \text{ passes } t \Rightarrow Q(i) \text{ passes } t$ .  
 $\Leftarrow$  Since  $\mathbf{Straces}(i) \subseteq \mathbf{Straces}(Q(i))$ , the left-to-right implication is very clear. If  
 $\exists \sigma, i' \bullet t \parallel i \xrightarrow{\sigma} \text{fail} \parallel i'$ , it implies that  $\exists q' \bullet t \parallel Q(i) \xrightarrow{\sigma} \text{fail} \parallel q'$ . Subsequently it  
 results in  $Q(i) \text{ passes } t \Rightarrow i \text{ passes } t$ .

□

It is argued in [7, 8] that ioco test case generation is sound and exhaustive. Soundness means generated test cases can detect errors and exhaustiveness means at least theoretically they can detect all non-conforming implementations.

**Definition 23 (Soundness and exhaustiveness).** *Let  $s \in IOLTS(L_I, L_U)$  and  $T \subseteq TTS(L_U, L_I)$  then,*

1.  $T$  is sound  $\iff_{def} \forall i \in IOTS(L_I, L_U) \bullet i \text{ ioco } s \text{ implies } i \text{ passes } T$ .
2.  $T$  is sound  $\iff_{def} \forall i \in IOTS(L_I, L_U) \bullet i \text{ ioco } s \text{ if } i \text{ passes } T$ .

**Theorem 4.**  $s \in IOLTS^\circledast, i \in IOTS^\circledast$  then  $i \text{ ioco } s \iff Q(i) \text{ ioco } s$ .

*Proof.* From Definition 23, we know that  $i \text{ ioco } s$  iff  $i \text{ passes } T$  with  $T$  is a test suite generated by Algorithm 17 from specification  $s$ . Also, it is concluded from Theorem 3 that  $i \text{ passes } T$  implies that  $Q(i) \text{ passes } T$ . Thus due to Definition 23, the last observation results in  $Q(i) \text{ ioco } s$ .

*Remark 1.* It is noteworthy that  $i \text{ ioco } s$  with  $s \in IOLTS^\circledast, i \in IOTS$  doesn't imply necessarily that  $i \in IOTS^\circledast$  and subsequently  $Q(i) \text{ ioco } s$ . But, if our specification is completely specified for input actions then the above implication will hold. In other words,  $i \text{ ioco } s$  with  $s \in IOLTS^\circledast, i \in IOTS$  does imply that  $i \in IOTS^\circledast$  and subsequently  $Q(i) \text{ ioco } s$ .

## 5 Necessary and Sufficient Condition

In the previous section, we have presented a class of implementation so-called delay right-closed whose synchronous and asynchronous test executions lead to a same verdict. We now show that being delay right-closed IOTS is necessary condition to have the same verdict simultaneously in synchronous and asynchronous execution, too.

**Theorem 5.** *Let  $i \in IOTS(L_I, L_U)$  and  $t \in TTS_{ioco}(L_I, L_U)$ , then  $i \text{ passes } t \iff Q(i) \text{ passes } t \text{ implies } i \in IOTS^\circledast(L_I, L_U)$ .*

*Proof.* To prove the theorem given above, we prove  $i \notin IOTS^\circledast(L_I, L_U)$  implies  $i \text{ passes } t \Rightarrow Q(i) \text{ passes } t$ . Without loss of generality we assume that there exists a  $\sigma \in (L \cup \{\tau, \delta\})^*$  such that  $i \text{ after } \sigma$  is both input and output enabled. In general we can formulate it as  $\exists q_1, q_2 \in (i \text{ after } \sigma), q'_1, q'_2, a \in L_i, x \in L_U \bullet q_1 \xrightarrow{a} q'_1 \wedge q_2 \xrightarrow{x} q'_2$ . It is concluded from  $i \notin IOTS^\circledast(L_I, L_U)$  that  $\mathbf{Straces}(i \text{ after } \sigma)$  is

not delay-right-closed. Thus without loss of generality we can assume that  $x.a \in \text{Straces}(i \text{ after } \sigma)$  as its delayed sequence  $a.x \notin \text{Straces}(i \text{ after } \sigma)$ . According to Algorithm 17, there exists a state  $t'$  at which the tester can either provide the input  $a$  or observe the output  $x$  nondeterministically ( $\exists t' \bullet t' \xrightarrow{a} \wedge t' \xrightarrow{x}$ ) and from the previous assumption we know observing the output  $x$  after providing  $a$  leads to *fail* state. Consider a situation in which the sequence of  $\sigma$  is executed during the test execution and  $t$  reaches  $t'$ . Then the tester provides an input  $a$  being put in the input queue as the implementation under the test, produces an output  $x$  being put in the output queue, according to rule *A1* and *I3* in Definition 12 respectively. Thus the implementation during this execution reaches the state  $[x \ll q'_2 \ll a]$ . According to rule *A2* in Definition 12, the output transition of  $x$  can happen which leads the tester to *fail* state which was to be shown.

## 6 Conclusions

In this paper, we presented theorems which allow for using test-cases generated from ordinary specifications in order to test asynchronous systems. These theorems establish sufficient conditions when the verdict reached by testing the asynchronous system (remotely, through FIFO channels) corresponds with the local testing through synchronous interaction. In the case of IOCO testing theory, we show that the presented sufficient conditions are also necessary.

The presented conditions for synchronizing IOCO are semantical in nature. We intend to formulate syntactic conditions that imply the semantical conditions presented in this paper. The research reported in this paper is inspired by our practical experience with testing asynchronous systems reported in [1]. We plan to apply the insights obtained from this theoretical study to improve our practical results.

## References

1. HamidReza Asadi, Ramtin Khosravi, MohammadReza Mousavi, and Neda Noroozi. Towards model-based testing of electronic funds transfer systems. In *Proceedings of the 4th International on Fundamentals of Software Engineering (FSEN 2011)*, Lecture Notes in Computer Science. Springer, 2011.
2. Claude Jard, Thierry Jéron, Lénaïck Tanguy, and César Viho. Remote testing can be as powerful as local testing. In *IFIP Joint Conferences: FORTE XII) and (PSTV XIX)*, volume 156 of *IFIP Conference Proceedings*, pages 25–40. Kluwer, 1999.
3. Alexandre Petrenko and Nina Yevtushenko. Queued testing of transition systems with inputs and outputs. In *Proceedings of the Workshop on Formal Approaches to Testing of Software FATES 2002*, pages 79–93, 2002.
4. Alexandre Petrenko, Nina Yevtushenko, and Jiale Huo. Testing transition systems with input and output testers. volume 2644 of *Lecture Notes in Computer Science*, pages 129–145. Springer, 2003.
5. Adenilso Simao and Alexandre Petrenko. From test purposes to asynchronous test cases. In *Third International Conference on Software Testing, Verification, and Validation Workshops (ICSTW 2010)*, pages 1–10. IEEE CS, 2010.



6. Jan Tretmans. *A formal Approach to conformance testing*. PhD thesis, University of Twente, The Netherlands, 1992.
7. Jan Tretmans. Test generation with inputs, outputs and repetitive quiescence. *Software—Concepts and Tools*, 3:103–120, 1996.
8. Jan Tretmans. Model based testing with labelled transition systems. In *Formal Methods and Testing*, volume 4949 of *Lecture Notes in Computer Science*, pages 1–38. Springer, 2008.
9. Jan Tretmans and Louis Verhaard. A queue model relating synchronous and asynchronous communication. In *Proceedings of the IFIP Symposium on Protocol Specification, Testing and Verification*, volume C-8 of *IFIP Transactions*, pages 131–145. North-Holland, 1992.
10. Louis Verhaard, Jan Tretmans, Pim Kars, and Ed Brinksma. On asynchronous testing. In *Proceedings of the IFIP Workshop on Protocol Test Systems*, volume C-11 of *IFIP Transactions*, pages 55–66. North-Holland, 1993.
11. Martin Weiglhofer. *Automated Software Conformance Testing*. PhD thesis, Graz University of Technology, Austria, 2009.
12. Martin Weiglhofer and Franz Wotawa. Asynchronous input-output conformance testing. In *Proceedings of the International Computer Software and Applications Conference (COMPSAC'09)*, pages 154–159. IEEE Computer Society, 2009.

## Appendix

*Proof of Proposition 3.1.*

1.  $i \xRightarrow{\epsilon} i'$  iff  $t\|i \xRightarrow{\epsilon} t\|i'$  ( $R_1^*$ )

We prove the two implications by a straightforward induction on the length of the  $\tau$ -traces leading to  $\xRightarrow{\epsilon}$ , see item 1 in Definition 3:

$\Rightarrow$  Assume, for the induction basis, that  $i \xRightarrow{\epsilon} i'$  is due to a  $\tau$ -trace of length 0; thus, it follows from the first disjunct of item 1 in Definition 3 that  $i = i'$ . It then follows from the same item that  $t\|i \xRightarrow{\epsilon} t\|i$  and since  $i = i'$ , we have that  $t\|i \xRightarrow{\epsilon} t\|i'$ , which was to be shown.

For the induction step, assume that the thesis holds for all  $\xRightarrow{\epsilon}$  resulting from a  $\tau$ -trace of length  $n - 1$  or less and that  $i \xrightarrow{\tau} \dots \xrightarrow{\tau} i_{n-1} \xrightarrow{\tau} i'$ . It follows from the induction hypothesis that  $t\|i \xRightarrow{\epsilon} t\|i_{n-1}$ . Also from  $i_{n-1} \xrightarrow{\tau} i'$  and deduction rule *R1* in Definition 7, we have that  $t\|i_{n-1} \xRightarrow{\epsilon} t\|i'$ . Hence, it follows from item 1 in Definition 3 that  $t\|i \xRightarrow{\epsilon} t\|i'$ , which was to be shown.

$\Leftarrow$  Almost identical to above. The induction basis is identical to the proof of the implication from left to right. For the induction step, note that the last  $\tau$ -step of  $t\|i_{n-1} \xRightarrow{\epsilon} t\|i'$  can only be due to deduction rule *R1* and hence we have  $i_{n-1} \xRightarrow{\epsilon} i'$ , which in turn implies, by using item 1 in Definition 3, that  $i \xRightarrow{\epsilon} i'$ .

2.  $[\sigma_u \ll S \ll \sigma_i] \xrightarrow{\sigma'_i} [\sigma_u \ll S \ll \sigma_i \cdot \sigma'_i], \sigma'_i \in L_I^* (A_1^*)$ .
3.  $[\sigma'_u \cdot \sigma_u \ll S \ll \sigma_i] \xrightarrow{\sigma'_u} [\sigma_u \ll S \ll \sigma_i], \sigma'_u \in L_U (A_2^*)$ .

4.  $[\sigma_u \ll i \ll \sigma_i] \xrightarrow{\epsilon} [\sigma_u \ll i' \ll \sigma_i]$  iff  $i \xrightarrow{\epsilon} i' (I_1^*)$ . Almost identical to the previous item: we prove the two implications by induction on the length of the  $\tau$ -trace for leading to  $\xrightarrow{\epsilon}$ :
- $\Rightarrow$  Assume, for the induction basis, that  $i \xrightarrow{\epsilon} i'$  is due to a  $\tau$ -trace of length 0; thus, it follows from the first disjunct of item 1 in Definition 3 that  $i = i'$ . It then follows from deduction the same item that  $[\sigma_u \ll i \ll \sigma_i] \xrightarrow{\epsilon} [\sigma_u \ll i' \ll \sigma_i]$  and since  $i = i'$ , we have that  $[\sigma_u \ll i \ll \sigma_i] \xrightarrow{\epsilon} [\sigma_u \ll i' \ll \sigma_i]$ , which was to be shown.
  - For the induction step, assume that the thesis holds for all  $\xrightarrow{\epsilon}$  resulting from a  $\tau$ -trace of length  $n-1$  or less and that  $i \xrightarrow{\tau} \dots \xrightarrow{\tau} i_{n-1} \xrightarrow{\tau} i'$ . It follows from the induction hypothesis that  $[\sigma_u \ll i \ll \sigma_i] \xrightarrow{\epsilon} [\sigma_u \ll i_{n-1} \ll \sigma_i]$ . Also from  $i_{n-1} \xrightarrow{\tau} i'$  and deduction rule *I1* in Definition 12, we have that  $[\sigma_u \ll i_{n-1} \ll \sigma_i] \xrightarrow{\tau} [\sigma_u \ll i' \ll \sigma_i]$ . Hence, it follows from item 1 in Definition 3 that  $[\sigma_u \ll i \ll \sigma_i] \xrightarrow{\epsilon} [\sigma_u \ll i' \ll \sigma_i]$ , which was to be shown.
  - $\Rightarrow$  Similar to the above item. The induction basis is identical. The induction step follows from the same reasoning. Note that  $[\sigma_u \ll i_{n-1} \ll \sigma_i] \xrightarrow{\epsilon} [\sigma_u \ll i' \ll \sigma_i]$  can only be proven using deduction rule *I1* in Definition 12, because deduction rules *I2* and *I3* produce modified queues in their target of the conclusion. Hence, the premise of deduction rule *I1* should hold and thus,  $i_{n-1} \xrightarrow{\tau} i'$ . Hence, using the induction hypothesis we obtain that  $i \xrightarrow{\epsilon} i'$ .
5.  $[\sigma_u \ll i \ll \sigma_i \cdot \sigma'_i] \xrightarrow{\epsilon} [\sigma_u \ll i' \ll \sigma'_i]$  iff  $i \xrightarrow{\sigma_i} i' (I_2^*)$ .
6.  $[\sigma_u \ll i \ll \sigma_i] \xrightarrow{\epsilon} [\sigma_u \cdot \sigma'_u \ll i' \ll \sigma_i]$  iff  $i \xrightarrow{\sigma'_u} i' (I_3^*)$ .

□

**Lemma 4.** For each  $i, i' \in IOTS^\square(L_I, L_U)$  and  $TTS^\square T^\square = \langle Q, L_U \cup L_I \cup \{\theta\}, T, q_0 \rangle, t, t' \in Q$  and  $\sigma_u \in L_I^*$  and  $\sigma_i \in L_I^*$ , if  $t \parallel_{[\sigma_u \ll i \ll \sigma_i]} \xrightarrow{a} t' \parallel_{[\sigma_u \ll i' \ll \sigma_i]}$ , then  $[\sigma_u \ll i' \ll \sigma_i]$  is quiescent ( $\delta_q([\sigma_u \ll i' \ll \sigma_i])$ ).

*Proof of Lemma 4.* Assume  $a \in L_I$  and  $t \parallel_{[\sigma_u \ll i \ll \sigma_i]} \xrightarrow{a} t' \parallel_{[\sigma_u \ll i' \ll \sigma_i]}$ , from Definition 3 (item 2), we know there exists an  $i'' \in IOTS^\square(L_I, L_U)$  such that  $t \parallel_{[\sigma_u \ll i \ll \sigma_i]} \xrightarrow{\epsilon} t \parallel_{[\sigma_u \ll i'' \ll \sigma_i]} \xrightarrow{a} t' \parallel_{[\sigma_u \ll i'' \ll \sigma_i]} \xrightarrow{\epsilon} t' \parallel_{[\sigma_u \ll i' \ll \sigma_i]}$ . It follows from item 4 in Proposition 1 and  $t \parallel_{[\sigma_u \ll i \ll \sigma_i]} \xrightarrow{\epsilon} t \parallel_{[\sigma_u \ll i'' \ll \sigma_i]}$  that  $i \xrightarrow{\epsilon} i''$ . Also it is concluded from Proposition 1 (item 4) and  $t' \parallel_{[\sigma_u \ll i'' \ll \sigma_i]} \xrightarrow{\epsilon} t' \parallel_{[\sigma_u \ll i' \ll \sigma_i]}$  that  $i'' \xrightarrow{\epsilon} i'$ . Thus, according to item 1 in Definition 3,  $i \xrightarrow{\epsilon} i'$  and subsequently according to Proposition 1 (item 4),  $[\sigma_u \ll i \ll \sigma_i] \xrightarrow{\epsilon} [\sigma_u \ll i' \ll \sigma_i]$ . The former observation and item 1 in Proposition 1 lead to  $t \parallel_{[\sigma_u \ll i \ll \sigma_i]} \xrightarrow{\epsilon} t \parallel_{[\sigma_u \ll i' \ll \sigma_i]}$ . Using deduction rule *A1* in Definition 12 and applying deduction rule *R2* in Definition 7 result in  $t \parallel_{[\sigma_u \ll i' \ll \sigma_i]} \xrightarrow{a} t' \parallel_{[\sigma_u \ll i' \ll \sigma_i]}$ . Hence, there is a trace starting from  $t \parallel_{[\sigma_u \ll i \ll \sigma_i]}$  to  $t \parallel_{[\sigma_u \ll i' \ll \sigma_i]} \xrightarrow{a} t' \parallel_{[\sigma_u \ll i' \ll \sigma_i]}$ . It follows then from Definition 11 that  $\delta_q([\sigma_u \ll i' \ll \sigma_i])$  (since test case  $t$  can only provide an input if it has observed quiescent, by looking into all future traces), which was to be shown. □

**Lemma 5.** For each  $i, i' \in IOTS^\square(L_I, L_U)$  and  $TTS^\square T^\square = \langle Q, L_U \cup L_I \cup \{\theta\}, T, q_0 \rangle$ ,  $t, t' \in Q$ , there is no trace  $\sigma \in (L_I \cup L_U \cup \{\theta\})^*$  such that  $t \parallel Q(i) \xrightarrow{\sigma} t' \parallel_{[\sigma_u \ll i' \ll \sigma_i]}$  and  $(\sigma_i \neq \epsilon \wedge \sigma_u \neq \epsilon)$ .

*Proof of Lemma 5.* Assume, towards a contradiction, that the following items hold:

1.  $t \parallel Q(i) \xrightarrow{\sigma} t' \parallel_{[\sigma_u \ll i' \ll \sigma_i]}$
2.  $\sigma_i \neq \epsilon \wedge \sigma_u \neq \epsilon$

Since both  $\sigma_i$  and  $\sigma_u$  are non-empty, there must exist the largest prefix  $\sigma'$  of  $\sigma$  during which the two queues are never simultaneously non-empty, i.e., by observing a single action after  $\sigma'$ , both queues become non-empty for the first time. Hence, there exists  $\sigma', \sigma'' \in (L_I \cup L_U \cup \theta)^*$  and  $y \in (L_I \cup L_U \cup \{\tau, \theta\})$  and a postfix  $\sigma''$  of  $\sigma$  such that:

1.  $\sigma = \sigma'.y.\sigma''$
2. there exist  $\sigma'_i \in (L_I)^*, \sigma'_u \in (L_U)^*$  such that  $t \parallel Q(i) \xrightarrow{\sigma'} t_1 \parallel_{[\sigma'_u \ll i_1 \ll \sigma'_i]} \wedge ((\sigma'_u = \epsilon \wedge \sigma'_i \neq \epsilon) \vee (\sigma'_i = \epsilon \wedge \sigma'_u \neq \epsilon))$
3. there exist  $\sigma''_i \in (L_I)^*, \sigma''_u \in (L_U)^*$  such that  $t_1 \parallel_{[\sigma'_u \ll i_1 \ll \sigma'_i]} \xrightarrow{y} t_2 \parallel_{[\sigma''_u \ll i_2 \ll \sigma''_i]} \wedge ((\sigma'_u = \epsilon \wedge \sigma'_i \neq \epsilon \wedge \sigma''_u \neq \epsilon \wedge \sigma''_i = \sigma'_i) \vee (\sigma'_i = \epsilon \wedge \sigma'_u \neq \epsilon \wedge \sigma''_i \neq \epsilon \wedge \sigma''_u = \sigma'_u))$
4.  $t_2 \parallel_{[\sigma''_u \ll i_2 \ll \sigma''_i]} \xrightarrow{\sigma''} t \parallel_{[\sigma_u \ll i \ll \sigma_i]}$

Note that after  $\sigma'$  both input and output queues cannot be empty, since a single transition  $y$  can at most increment the size of one of the two queues (see rules *A1* and *I3* in Definition 12). Below, we distinguish two cases based on the status after performing the trace  $\sigma'$ : either the input queue is empty (and the output queue is not), or the other way around.

$\sigma'_u = \epsilon$  The only possible transition that can fill an output queue is due to the application of deduction rule *I3* in Definition 12. Hence, there must exist some  $i_2 \in LTS^\square(L_I, L_U)$  and  $x \in L_U$  such that  $[\epsilon \ll i_1 \ll \sigma'_i] \xrightarrow{\tau} [x \ll i_2 \ll \sigma'_i]$  and subsequently,  $(t_1 \parallel_{[\epsilon \ll i_1 \ll \sigma'_i]} \xrightarrow{\tau} t_2 \parallel_{[x \ll i_2 \ll \sigma'_i]})$  (thereby satisfying the third item with  $\sigma'_u = \epsilon$  and  $\sigma''_u = x$ ). The former  $x$ -labeled transition can only be due to deduction rule *I3* in Definition 12 and hence, we have  $i_1 \xrightarrow{x} i_2$ . However, it follows from  $\sigma'_i \neq \epsilon$  that there exist an  $a \in L_I$ ,  $i_p \in IOTS^\square(L_I, L_U)$ , a prefix of  $\sigma'$  like  $\sigma'_p$  and  $\rho_i \in L_I^*$  such that  $\sigma'_i = \rho_i.a$  and  $t \parallel Q(i) \xrightarrow{\sigma'_p} t'_1 \parallel_{[\epsilon \ll i_p \ll \rho_i]} \xrightarrow{a} t_1 \parallel_{[\epsilon \ll i_1 \ll \sigma'_i]}$ . Since,  $i \in IOTS^\square(L_I, L_U)$ , we have from Lemma 4 that  $\delta_q([\epsilon \ll i_1 \ll \rho_i])$ . Using deduction rule *A2* on  $i_1 \xrightarrow{x} i_2$ , we obtain that  $[\epsilon \ll i_1 \ll \rho_i] \xrightarrow{\epsilon} [x \ll i_2 \ll \rho_i]$ . Hence according to Definition 5, state  $[\epsilon \ll i_1 \ll \rho_i]$  is not quiescent, which is contradictory to our earlier observation about  $\delta_q([\epsilon \ll i_1 \ll \rho_i])$ .

$\sigma'_i = \epsilon$  The only transition which allows for filling the input queue is due to the subsequent application of deduction rules *R2* and *A1*. Hence, there exists an  $a \in L_I$ , such that  $t_1 \parallel_{[\sigma'_u \ll i_1 \ll \epsilon]} \xrightarrow{a} t_2 \parallel_{[\sigma'_u \ll i_2 \ll a]}$  and  $[\sigma'_u \ll i_1 \ll \epsilon] \xrightarrow{a} [\sigma'_u \ll i_2 \ll a]$

(where the former satisfies the third item by taking  $\sigma'_i = \epsilon$  and  $\sigma''_i = a$ ); It follows from  $i \in IOTS^\square(L_I, L_U)$ , and Lemma 4 that  $\delta_q([\sigma'_u \ll i_2 \ll \epsilon])$ . However since  $\sigma'_u \neq \epsilon$ , there exists a  $y \in L_U$  and  $\rho_u \in L_U^*$ , such that  $\sigma'_u = y \cdot \rho_u$  and using deduction rule A2, we obtain that that  $[\sigma'_u \ll i_2 \ll \epsilon] \xrightarrow{x}$  and thus,  $[\sigma'_u \ll i_2 \ll \epsilon]$  is not quiescent, which is contradictory to our earlier observation.  $\boxtimes$

**Lemma 6.** For each  $i, i' \in IOTS^\square(L_I, L_U)$ ,  $TTS^\square T^\square = \langle Q, L_U \cup L_I \cup \{\theta\}, T, q_0 \rangle, t, t' \in Q$  and  $\sigma, \sigma_u, \sigma_i \in \{L_I \cup L_U \cup \theta\}^*$  and  $\sigma_i \neq \epsilon$ . If  $t \parallel Q(i) \xrightarrow{\sigma} t' \parallel_{[\sigma_u \ll i' \ll \sigma_i]}$  then  $\delta_q(i')$  and  $\sigma_u = \epsilon$ .

*Proof of Lemma 6.* By lemma 5, we have that  $\sigma_u = \epsilon$ . Assume, towards a contradiction that there exists an  $x \in L_U$  such that  $x \in \mathbf{Sinit}(i')$ . Since  $x \in \mathbf{Sinit}(i')$ , it follows from item 2 in Definition 4 that there exists an  $i'' \in IOTS^\square(L_I, L_U)$  such that  $i' \xrightarrow{x} i''$ . Since  $\sigma_i \neq \epsilon$  there exist  $\sigma' \in \{L_I \cup L_U \cup \theta\}^*, i_p \in IOTS^\square(L_I, L_U), t_p \in TTS^\square(L_U, L_I), a \in L_I$ , and  $\rho_i \in L_I^*$  such that  $\sigma_i = \rho_i \cdot a$  and  $t \parallel Q(i) \xrightarrow{\sigma'} t_p \parallel_{[\epsilon \ll i_p \ll \rho_i]} \xrightarrow{a} t' \parallel_{[\epsilon \ll i' \ll \sigma_i]}$ . Hence by Lemma 4,  $[\epsilon \ll i' \ll \rho_i]$  is quiescent ( $\delta_q([\epsilon \ll i' \ll \rho_i])$ ). It follows from the assumption and deduction rule  $I_3^*$  in Proposition 1,  $[\epsilon \ll i' \ll \rho_i] \xrightarrow{\tau} [x \ll i'' \ll \rho_i]$ . Since the output queue is non-empty we can apply deduction rule A2 on the target state and obtain  $[x \ll i'' \ll \rho_i] \xrightarrow{x} [\epsilon \ll i'' \ll \rho_i]$ . Combining the two transitions, we obtain  $[\epsilon \ll i' \ll \rho_i] \xrightarrow{y} [\epsilon \ll i'' \ll \rho_i]$ . From the latter transition, we conclude that  $[\epsilon \ll i' \ll \rho_i]$  is not quiescent which is contradictory to the former observation.  $\boxtimes$

*Proof of Lemma 3.1.* Assume, towards a contradiction, that for all  $i'$  such that  $i \xrightarrow{\epsilon} i'$ , it doesn't hold  $\delta(i')$ . Take the  $i'$  with the largest empty trace (by counting the numbers of  $\tau$ -labeled transitions). Such  $i'$  must exist since otherwise, there must be a loop of  $\tau$ -labeled transition which is opposed to the assumption that  $i$  doesn't diverge. Since  $i'$  is not quiescent, according to Definition 5, there exists an  $x \in L_u$  such that  $i' \xrightarrow{x}$ . From item ?? in Definition 3, we know that there must exist an  $i''$  such that  $i' \xrightarrow{x} i''$ . It follows from item 4 in Proposition 1 and deduction rule  $I\beta$  in Definition 12 that  $Q(i) \xrightarrow{\epsilon} [x \ll i'' \ll \epsilon]$  and since the output queue is non-empty we can apply the deduction rule A2 on the target state and obtain  $[x \ll i'' \ll \epsilon] \xrightarrow{x} Q(i'')$ . Combining the two transition we obtain  $Q(i) \xrightarrow{x} Q(i'')$ . From the latter transition we can conclude that  $Q(i)$  is not quiescent which is contradictory to the thesis.  $\boxtimes$

*Proof of Proposition 3.2.* We distinguish four cases based on the status of input and output queues.

- $(\sigma_i = \epsilon, \sigma_u = \epsilon)$  By assuming  $s' = s$ , the thesis is proved.
- $(\sigma_i \neq \epsilon, \sigma_u \neq \epsilon)$  According to Lemma 5, no trace leads to this situation.
- $(\sigma_i \neq \epsilon, \sigma_u = \epsilon)$  We prove this case by an induction on the length of  $\sigma_i$ . Since  $\sigma_i \neq \epsilon$ , for the induction basis, the smallest possible length of  $\sigma_i$  is one. Thus there

must be an  $x \in L_I$  such that  $\sigma_i = x$ . From Lemma 6, we know that  $\forall x \in L_U, x \notin \mathbf{Sinit}(s')$  and since  $s'$  doesn't diverge, it must reach eventually a state such as  $i$  which performs a transition other than an internal one, hence the only possible choice is an input transition. From Definition 9 we know that  $\delta(i)$  and according to Definition 10, state  $i$  is input-enabled as well. Thus  $\exists i' \bullet i \xrightarrow{x} i'$ . Due to the subsequent application of deduction rules of  $I1, I2$  in Definition 12 and  $R1$  in Definition 7, transition  $t' \parallel_{[\epsilon \ll s' \ll x]} \xrightarrow{\epsilon} t' \parallel Q(i')$  is possible. By assuming  $s'' = i'$  and combination of the latter transition and the assumption, we have  $t \parallel Q(s) \xrightarrow{\sigma} t' \parallel Q(i')$  which was to be shown. For the induction step, assume that the thesis holds for all non-empty input queues with length  $n - 1$  or less and length of  $\sigma_i$  is  $n$ . It follows from  $\sigma_i \neq \epsilon$  that there exists an  $a \in L_I$  and  $\sigma'_i \in L_I^*$  and  $\sigma' \in (L \cup \{\theta\})^*$  such that  $\sigma_i = \sigma'_i.a$  and  $t \parallel Q(s) \xrightarrow{\sigma'} t_p \parallel_{[\epsilon \ll i' \ll \sigma'_i]} \xrightarrow{a} t' \parallel_{[\epsilon \ll s' \ll \sigma_i]}$ . It follows from the induction hypothesis that  $\exists i \bullet t \parallel Q(s) \xrightarrow{\sigma'} t_p \parallel Q(i)$ . Due to the application of deduction rule  $R2$  in Definition 7 and  $A1$  in Definition 12, we have  $t_p \parallel Q(i) \xrightarrow{a} t' \parallel_{[\epsilon \ll i \ll a]}$ . It follows from the induction basis that  $\exists s'' \bullet t_p \parallel Q(i) \xrightarrow{a} t' \parallel Q(s'')$ . Combination of the two transitions leads to  $\exists s'' \bullet t \parallel Q(s) \xrightarrow{\sigma} t' \parallel Q(s'')$  which was to be shown.

( $\sigma_i = \epsilon, \sigma_u \neq \epsilon$ ) We prove this case by an induction on the length of  $\sigma_u$ . Since  $\sigma_u \neq \epsilon$ , for the induction basis, the smallest possible length of  $\sigma_u$  is one. Thus, assume, for the induction basis, that there exists an  $x \in L_U$  such that  $\sigma_u = x$ . The only possible transition that can fill the output queue is due to the application of deduction rule  $I3$  in Definition 12. Hence, there must exist some  $s'', q'' \in IOTS^\square(L_I, L_U)$  such that  $[\sigma'_u \ll s'' \ll \sigma'_i] \xrightarrow{\tau} [\sigma'_u.x \ll q'' \ll \sigma'_i] \xrightarrow{\epsilon} [\sigma'_u.x \ll s' \ll \sigma'_i]$ . Combination of the two transition concludes that  $[\sigma'_u \ll s'' \ll \sigma'_i] \xrightarrow{\epsilon} [\sigma'_u.x \ll q'' \ll \sigma'_i]$ . It follows from the application of deduction rule  $R1^*$  in Proposition 1 that the input queue at state  $[\sigma'_u \ll s'' \ll \sigma'_i]$  must be empty since otherwise according to Lemma 6,  $s''$  would be quiescent and could not produce any output. Thus there exist  $\sigma' \in (L \cup \{\theta\})^*$ ,  $\sigma'_u \in L_U^*$  and  $t'_p \in TTS^\square(L_U, L_I)$  such that  $t \parallel Q(s) \xrightarrow{\sigma'} t'_p \parallel_{[\sigma'_u \ll s'' \ll \epsilon]} \xrightarrow{\epsilon} t'_p \parallel_{[\sigma'_u.x \ll s' \ll \epsilon]} \xrightarrow{\sigma'_u} t' \parallel_{[x \ll s' \ll \epsilon]}$  and  $\sigma = \sigma'.\sigma'_u$ . Due to the application of deduction rules  $R2$  in Definition 7 and  $A2$  in Definition 12, it concludes that  $t'_p \parallel_{[\sigma'_u \ll s'' \ll \epsilon]} \xrightarrow{\sigma'_u} t' \parallel Q(s'')$  and subsequently we have  $t \parallel Q(s) \xrightarrow{\sigma'} t'_p \parallel_{[\sigma'_u \ll s'' \ll \epsilon]} \xrightarrow{\sigma'_u} t' \parallel Q(s'')$  which was to be shown.

For the induction step, assume that the thesis holds for all non-empty output queues with length  $n - 1$  or less and length of  $\sigma_u$  is  $n$ . It follows from  $\sigma_u \neq \epsilon$  that there exist an  $x \in L_U$  and  $\sigma'_u \in L_U^*$  and  $\sigma' \in (L \cup \{\theta\})^*$  such that  $\sigma_u = \sigma'_u.x$  and  $t \parallel Q(s) \xrightarrow{\sigma'} t_p \parallel_{[\sigma''_u.\sigma'_u \ll q \ll \epsilon]} \xrightarrow{\tau} t_p \parallel_{[\sigma''_u.\sigma'_u.x \ll q' \ll \epsilon]} \xrightarrow{\sigma''_u} t' \parallel_{[\sigma'_u.x \ll s' \ll \epsilon]}$  and  $\sigma = \sigma'.\sigma''_u$ . Due the application of deduction rule  $R2$  in Definition 7 and  $A2$  in Definition 12, we have  $t_p \parallel_{[\sigma''_u.\sigma'_u \ll q \ll \epsilon]} \xrightarrow{\sigma''_u} t' \parallel_{[\sigma'_u \ll q \ll \epsilon]}$ . Thus we can run the previous execution in a new order such

as  $t \parallel Q(s) \xrightarrow{\sigma'} t_p \parallel_{[\sigma''_u, \sigma'_u \ll q \ll \epsilon]} \xrightarrow{\sigma''_u} t' \parallel_{[\sigma'_u \ll q \ll \epsilon]} \xrightarrow{\tau} t' \parallel_{[\sigma'_u, x \ll s' \ll \epsilon]}$ . Hence we can reach a new state with the output length less than the length of  $\sigma_u$  by running the same execution and it follows from the induction hypothesis that  $\exists s'' \bullet t \parallel Q(s) \xrightarrow{\sigma} t' \parallel Q(s'')$  which was to be shown.

□